

OPERATOR'S MANUAL



THE CAME TREE

by





TABLE OF CONTENTS

Ι.	INTRO	DDUCTION
II.	I. II.	OPERATION. POWER ON. GAME START. GAME ACTION.
III.	GAME A. B. C. D.	TREE MAJOR SECTIONS
IV.	GAME A. B.	LOGIC
٧.	I. II. III.	TMENTS 10 AUDIO VOLUME 10 GUN ALIGNMENT 10 LENGTH OF GAME 10 2 COIN CREDIT 11
VI.	A. B. C.	S AND REFERENCES. 12 IMAGE RAM DATA. 12 IMAGE PROM ADDRESS MAP 13 EDGE CONNECTOR 14 1. BOARD 1. 14 2. BOARD 2. 15 3. BOARD 3. 16 STROBES AND CONDITIONS 17 BOARD LAYOUT 18 1. BOARD 1. 18 2. BOARD 2. 19 3. BOARD 3. 20
VII.	GAME	TREE PARTS LIST

TABLE OF CONTENTS CONT.

VIII.	GAME TREE ILLUSTRATIONS
IX.	GAME TREE SCHEMATICS
Χ.	GAME TREE SERVICE PAGE
XI.	WARRANTY CARD

INTRODUCTION

Game Tree is a completely solid state video game which utilizes state of the art semiconductor components. The game display and logic sequence are generated by three printed circuit boards. A 23 inch video monitor displays the game picture, and an advanced sound generation system adds realistic sounds to complete the environment.

Game Tree is a game for one player, who controls a realistic hunting rifle. Points are scored by shooting the target animals, while successfully avoiding the hunting dog.

In this manual, you will find a description of the game sequence of play and an explanation and location of all game adjustments. There are sections detailing the logic of the game and providing trouble-shooting assistance in case of problems.

GAME OPERATION

- I. <u>POWER ON</u>. After an initial warm-up period, the game display will appear on the screen.
 - A. The squirrel, rabbit, turkey and the dog images will appear and move in a random fashion.
 - The squirrel will run randomly across the foreground, up and down both trees or leap across from tree to tree.
 - 2. The rabbit will appear randomly in one of the six holes in the log and in the foreground.
 - 3. The turkey or dog will appear randomly and run randomly between the two trees.
 - B. High score, timer and player's score are displayed at the top of the screen.
 - C. The words "Game Over" will be displayed below the high score.
- II. <u>GAME START</u>. Credit is established by inserting one coin (see game adjustments section for 2 coin credit).
 - A. The time will be set to 100 and begin counting down.
 - B. The players score will be set to 00000.
 - C. The words "Game Over" will disappear from the display.
 - D. Game sounds will be evident; including birds chirping, shot, hit and penalty audio.
- III. GAME ACTION. The hunting gun can be positioned, aimed, and fired by the player.
 - A. Aim and fire the gun to hit the animals. A small shot explosion will appear on the screen when the gun is fired.
 - B. If a target is hit, the point value for that target will be displayed for a short time. A bell audio will ring with every hit.
 - C. If the hunting dog is hit 500 points will be subtracted from the players score, a penalty bell will sound and the dog will run quickly behind a tree.
 - D. The game proceeds until the timer reaches 000. The timer then stops, and if the player's score exceeds the high score, the new high score will be displayed.

GAME TREE MAJOR SECTIONS

A. POWER SUPPLY. The power supply for this board produces regulated +5 and regulated -12. The line voltage is applied to the primary of the power transformer through a line voltage selection switch. The secondaries of the transformer produce 8.5 vac and 26 vac center tapped.

The 8.5 VAC is full wave rectified by the 5 volt rectifier. The unregulated +10v is filtered by a 9,000 uF capacitor and regulated down to +5 volts by the 2N3055 power transistor which is heat sinked on the rear of the card guide. The base of the 2N3055 is controlled by a 741 op AMP which is Zener diode referenced to supply a stable 5 volt supply.

The 26 VAC is full wave rectified by the 12 volt bridge to produce -23VDC. A 100 uF capacitor filters the - supply which is then regulated down to -12VDC by a LM320T-12 voltage regulator. A 9600 uF capacitor filters the +supply which is then regulated down to +12VDC by a LM 340T-12 voltage regulator.

- B. <u>LOGIC BOARDS</u>. Refer to game logic sections for a detailed explanation.
 - Board 1: Board 1 produces all the timing signals for the game. SYNC, horizontal and vertical counters and program control are also on Board 1.
 - 2. Board 2: Board 2 is responsible for generating all the game images. Image locations, motion, and collisions also involve Board 2 circuitry.
 - 3. Board 3: Board 3 contains the coin in, timer, audio, and shot generation circuitry.

c. <u>CALIBRATION PANEL</u>

- 1. The calibration panel has 5 pots and a slide switch.
 4 pots are used to set the top, bottom, left and right shot boundies. The slide switch will switch on a calibration display for aligning the shot. The fifth pot is for setting the game volume.
- D. <u>WIRING HARNESS</u> Refer to wiring harness diagram. The game contains two separate harnesses.
 - 1. Power Harness: This harness provides interconnects between the line cord, line voltage select switch, power transformer, and monitor.


2. Main Harness: This harness provides interconnects between the motherboard, speakers, coin door components, calibration panel, hunting gun,

GAME LOGIC


INTRODUCTION

The P.C. boards are accessible through the front door of the cabinet. To facilitate identification of integrated circuits, a grid system of letters and numbers is marked on each board. The grid system of identification is marked on the circuit element on the schematics. The 7400 series logic identification has been abbreviated by deletion of the 74; e.g. "85" refers to a 7485.

The logic gates are drawn as boxes instead of logic symbols on the schematics. This system allows for fast and accurate troubleshooting. The inputs come in on the left side of the box, and the output leaves from the right side. A 2 digit number and letter in a box is the grid location on the P.C. board. The polarity and letters in the box refer to the gate's logic function; e.g. +AI tells you that the gate is performing a positive AND-INVERT logic function. The following symbols are used to represent standard logic functions:



D type flip flops are drawn with this standard format.



THEORY OF OPERATION

Game Tree utilizes PSE's high speed processing technique. The game is programmable, that is, all game functions are controlled through a central processing section. This processing section is found on Board 1. The system operates in a similar manner as a microprocessor chip.

BOARD 1

The computer program for the game is held in the two PROMS on board 1, (location E2 and D2). Three four bit binary counters (L3, K3, J3) form the program counter which addresses the PROMS. The instruction address appears on Data Bits 1-16. Two 74154's (E4, D4) decode the instruction to produce the appropriate strobe. The strode signal is a pulse approximately 300 nano-seconds long. Each of the 32 strobes controls a part of the hardware circuitry.

B2 and B4 (8130's) compare the Prom data with bit and line address to synchronize the program with the real time T.V. display. These comparators are mainly used to display the scores.

The score valves are stored in a 16 X 4 RAM (L8). (See score RAM data table) This RAM is addressed by a 74193 (K8). The value in the RAM is decoded into the 7 segment format by a 7448 (J7). Each segment is selected for display by the 3-4 bit latches (F7, E7, D7). The 74151 (H7) selects and inputs the appropriate segment on the video line for display. The 74193 (K7) is used to add or subtract from the score values. The 7485 (L7) is used to compare scores to enable high score and game over functions to operate.

Sheet 2 schematic of board 1 contains drawings of the sync circuitry and bit and line counters.

BOARD 2

The board 2 circuitry generates the images for the game. The computer program which operates on board 1 controls the image locations on the screen.

There are 4 16 X 4 RAMs on board 2 organized to produce a 16 X 16 RAM memory. The program loads the appropriate image location in the correct RAM address. (See image RAM data sheet.)

The RAMs are addressed by a 74193 (F3). A random logic circuitry scans through the address in the RAMs for a given image. A line start pulse can be produced. This pulse occurs on the first line on which the image is to be displayed. This pulse sets a flip flop (H4, J1), which enables the image generation circuitry.

The 4 74s200 RAMs are organized to produce a memory array of 256 words by bits. Each of these 4 RAMs control the horrizontal location of an image. The bit address for the image on that level is loaded in the RAM. The entire RAM is cleared during vertical drive. For example, if an image is to appear at bit address 128, the program takes the bit address for that image (128) out of the 16 X 4 RAMs (E2, E3, D2, D3), and addresses the 256 X 4 RAMs to that location (128). A one (1) is written into that location. During display, the 256 X 4 RAMs are addressed directly from the bit counters. When a logic 1 appears out of RAM, it is channeled and selected through the 74279 (A11), and produces a bit start pulse.

There are two image prom circuits for this game. Prom 1 (F12, F14) contains the squirrel and squirrel point value. Prom 2 (E12, E14) contains the other targets and point values. The 74161 (G10) and 7474 (E9) creates the bit address for the image. Ten 7486's (E11, F11, G11) can invert the bit or line address to change the direction that the image faces. The 74151 (D14) converts the 8 bit image word into serial form for video display.

The Prom 2 (L1) circuit is the same as the Prom 1 circuit, except that there are no 7486's to invert the line address.

Image motion is carried out under program control. Two 7483 (D4, D7) 4 bit adders add the image address to the speed number every frame to move the image. Two 7485's (D5, D6) can compare the locations of the images to determine the boundries that the images may move in. A 74164(D1) shifter is clocked off P.C. clock to produce a random bit. The program will look at this bit for all random image actions. The 32 X 8 PROMS's (A2, A3) contains PROM address codes and image speeds. Each has its own speed and address block in the image PROM.

There are two 74150's (G1, F1) on board 2. The program controls this circuit so that any of the 32 input lines, or CONDITIONS, can be selected down to one COND. out line. Conditions are inputs to the program. By sensing these outputs (conditions 16-23), the program is able to switch to appropriate images.

BOARD 3

Board 3 contains coin-in, shot generation, and audio circuitry. The coin switch gets debounced by the two 7400 (A4) gates. The output of this latch configuration triggers a 74123 (A3) one shot.

The output of the 74123 clocks a 7474 flip flop (B4), providing the coin-in signal is still present. The 2nd half of the 7474 is used to count two coins. The coin-in signal is clocked through a 7474 (B6) to initialize the game for proper score and image display. A switch will select one or two coins through a 7400 (B3) multiplexer circuit. The selected credit signal is applied to one input

of a 7400 latch. When the start switch is pressed, the latch is set, and a game-on condition exists. The program will generate a strobe 30 when the timer is at 000 to reset the coin-in flip flops and end the game. A 74123 (A3) is used as a power on reset (POR). When power is applied, the one shot will fire and condition 9 will reset the game.

The shot circuitry generates the small shell explosion image and positions this image on the screen. A transistor circuitry generates a constant current ramp. This ramp is compared to the H location voltage. The horizontal position put on the gun axis varies from 1.5 to 2.5 volts. The LM339 (A11) comparator output latches the 74174 (A5) latch. The 7485 comparator (B5) generates the horizontal shot position. The vertical position portion is identical in concept to the horizontal position circuitry. The 7485 comparator (B8) output generates the vertical window. ANDing the vertical and horizontal windows generates an 8 bit by 8 line shot window. 7486's and 7402's (A7, B7) generate the shell explosion image.

The game time uses an NE555 (D5) timer chip in a one shot configuration. The program senses condition 6 every frame. When this condition goes high, the program decrements the timer value by 1, and retriggers the NE555 with strobe 28. The time adjustment switch determines the length of the NE555's output pulse.

AUDIO

The bird chirping sound effects are generated by 2 separate circuitries. This sound is controlled by two 74161's which at appropriate counts, switch on and off a NE555 to create the chirping effect.

The shot audio is created by shaping the noise output of two 74164 shift resistors. The shaping is controlled by a MC3340 linear attenuator.

The penalty and hit bells are generated by controlling the amplitude of a 566 VCO. Two 74123 one shots, (B4, B5) control the starting of the bell sounds.

The various audio sounds are mixed through resistors into two separate LM380 push-pull audio amplifiers which will provide at least six watts of power per channel. Two MC3340 Linear Attenuators control the volume.

RIFLE ASSEMBLY DESCRIPTION

RIFLE ASSEMBLY

The rifle on Game Tree is installed on a shaft which is mounted in a steel collar on the flat surface of the cabinet. A smaller shaft goes inside the main shaft and a pin passes through both shafts to hold them together. The outer shaft has a slot instead of a hole for the pin, allowing the inner shaft to turn sideways.

The up and down motion is provided by a second pin in the inner shaft. A bracket pivots up and down on the second pin and the rifle stock is bolted to the top bracket. The trigger is also mounted on this bracket. Two gear driven pots are installed with spring brackets to keep meshing gear under tension. This whole assembly is enclosed by a plastic cover.

RIFLE REMOVAL

Reaching in from the front door, remove C. clip from the main shaft on the rifle. Disconnect the molex connector from the main harness and lift the rifle and main shaft straight up. For installation, reverse procedure.

SIGHT CALIBRATION

Install rifle on the game and connect it to the main harness and calibration board. Turn the switch on the calibration board so that the cross hair appears on the screen. Turn each pot to the limit on the calibration board marked Top, Bottom, Left, and Right so that the cross hair is at the limit. In other words, the pot marked Top should be turned so that the horizontal cross hair is at maximum upper limit, turn the Bottom pot so that horizontal cross hair is at the bottom limit. The procedure is the same for Left and Right. Aim the rifle at the center of the screen. For side to side calibration, follow the steps listed below:

- 1. Lift the pinion away from the meshing gear on the side to side pot on the rifle assembly and turn until the vertical cross hair is lined up with the rifle sight.
- 2. Release the pinion and make sure it meshes properly with the gear.
- 3. Turn the rifle all the way to the right and adjust the Right pot on the calibration board until the vertical cross hair lines up with the rifle sight.
- 4. Turn the rifle all the way to the left and realign the rifle sight and cross hair using Left Cal pot. Again, turn the rifle to the right and readjust Right pot.
- 5. Repeat steps 3 and 4 until vertical cross hair tracks the rifle sight.
- 6. For up and down adjustment follow the steps above using up, down calibration pots and vertical pot on the rifle.

ADJUSTMENTS

I. AUDIO VOLUME

- A. Gain access to the calibration panel through the coin door.
- B. Adjust the control marked volume for the desired game volume.
- C. Do not adjust any of the other controls or gun misalignment will occur.

II. GUN ALIGNMENT

- A. Gain access to the calibration panel through the coin door.
- B. Set the slide switch to the CAL. DISPLAY position. This will produce a shot alignment display on the screen.
- C. There are four calibration controls on the panel. These controls set the top, bottom, left, and right shot alignments. Adjust them as follows:
 - 1. Aim the gun to the right side of the screen. Adjust the control labled right so that the Cal Display is in line with the gun.
 - 2. Aim the gun to the left side of the screen. Adjust the control labeled left so that the Cal Display is in line with the gun.
 - 3. Aim the gun to the top of the screen and align the Cal Display by adjusting the control labeled Top.
 - 4. Aim the gun to the bottom of the screen and align the Cal Display by adjusting the control labeled Bottom.
- D. Slide the Cal Display Switch to the off position.


III. LENGTH OF GAME

- A. Earlier models of Game Tree have a three (3) position slide switch for length of game selection. This switch is located at the top left of board 3. Game time is selectable to 60, 90, or 120 seconds by positioning the switch to the left, center or right respectively.
- left, center or right respectively.

 B. Later models of Game Tree have a Dip Switch for game time selection. This switch is located at the top left of board 3. Game time is selectable to 60, 90 or 120 seconds by sliding the appropriate switch to the "ON" position.

IV. 2 COIN CREDIT

- A. Earlier models of Game Tree incorporate a slide switch for credit selection. This switch is located at the top left of board #3, and is to the left of the Game Time Switch. Slide the switch to the left for one (1) coin credit, or to the right for two (2) coin credit.
- B. Later models incorporate a dip switch for credit selection. This switch is located at the top left corner of board #3. Slide the switch marked "2 Coin" to the "on" position if 2 coin credit is desired.



CALIBRATION DISPLAY BOARD

TABLES AND REFERENCES

IMAGE RAM DATA (E2, E3, D2, D3)

ADDRESS RAM BITS

	1 2 3 4 5 6 7 8	9 10 11 12	13 1	.4 15 16
0	SQUIRREL BIT ADDRESS			
1	RABBIT BIT ADDRESS		\	
2	TURKEY/DOG BIT ADDRESS		NOT USE	SD
3	(NOT USED)			
4	SQUIRREL LINE ADDRESS		RT	
5	RABBIT LINE ADDRESS	IMAGE	INVERT	(YOF YGDD)
6	TURKEY/DOG LINE ADDRESS	#	ᇤᆝ버ᆝ	(NOT USED)
7	(NOT USED)		LINE	
8	SQUIRREL IMAGE #			
9	SQUIRREL PAUSE COUNT			
10	RABBIT PAUSE COUNT			
11	RABBIT RANDOM COUNT		\ /	7 n
12	DOG/TURKEY IMAGE #		NOT USI	SD .
13	DOG/TURKEY PAUSE COUNT			
14	DOG/TURKEY DIRECTION			
15				

TABLES AND REFERENCES

IMAGE PROM ADDRESS MAP

GT1A

IMAGE #	DESCRIPTION	ADDRESS
0	SQUIRREL - LEGS APART	000-127
1	SQUIRREL LEGS APART	128-255
2	SQUIRREL 🖊 LEGS APART	256-383
4	200 POINTS	384-511
GT1B		
0	SQUIRREL - LEGS TOGETHER	000-127
1	SQUIRREL LEGS TOGETHER	128-255
3	SQUIRREL 🛰 LEGS APART	256-383
4	500 POINTS	384-511
GT2A		
0	RABBIT EARS APART	000-127
1	TURKEY LEGS APART	128-255
2	DOG LEGS APART	256-383
3	400 POINTS	384-511
GT2B		
0	RABBIT EARS TOGETHER	000-127
1	TURKEY LEGS TOGETHER	128-255
2	DOG LEGS TOGETHER	256-383
4	300 POINTS	384-511

EDGE CONNECTOR PIN INDEX BOARD 1

1,	GROUND	Α.	GROUND
2.	+5	В.	+5
3.	BIT ADDRESS 2	C.	BIT ADDRESS 1
4.	+12	D.	+12
5.	BIT ADDRESS 4	E.	BIT ADDRESS 3
6.	BIT ADDRESS 6		BIT ADDRESS 5
7.	BIT ADDRESS 8	н.	
8.	-STROBE	J.	
9.	-STROBE 17	K.	-STROBE 16
	-STROBE 19	L.	-STROBE 18
	-STROBE 21	М.	-STROBE 20
12.	-STROBE 23	N.	-STROBE 22
	-STROBE 25	Р.	-STROBE 24
	-STROBE 27	R.	-STROBE 26
	-STROBE 30	s.	-STROBE 28
	-STROBE 31	т.	-STROBE 31
	CONDITION 27	Ū.	
	DATA BIT 15	v.	
	DATA BIT 13	W.	DATA BIT 12
	DATA BIT 11		
	PC CLOCK	Y.	
	DATA BIT 7	z.	
	DATA BIT 5	a.	DATA BIT 4
	DATA BIT 3	b.	
	DATA BIT 1	c.	
	LINE ADDRESS 2	_	
	LINE ADDRESS 4	e.	
	LINE ADDRESS 6	f.	
	LINE ADDRESS 8		ADDRESS LINE START
	-H DRIVE		READ EXTERNAL ADDRESS
	H. RESET	k.	
	-V DRIVE	1.	
	DATA BIT 9	m.	
	+STROBE A	n.	
	+ V DRIVE	р.	
	CONDITION 8	r.	
	-BIT COMPARE	s.	
38.	V. CLOCK	t.	- LINE COMPARE
39.	VIDEO		
40.	-12	u.	INTERLACE -12
40.	RAM BIT 12	V.	CONDITION 25
41. 42.		W.	
42. 43.	+5 CROUND	х.	+5
43.	GROUND	у.	GROUND

EDGE CONNECTOR PIN INDEX CONT.

BOARD 2

		70	GROUND
1.	GROUND	A. B.	+5
2.	+5	С.	BIT ADDRESS 1
3.	BIT ADDRESS 2	D.	+12
4.	+12	E.	BIT ADDRESS 3
5.	BIT ADDRESS 4	F.	BIT ADDRESS 5
6.	BIT ADDRESS 6	н.	BIT ADDRESS 7
7.	BIT ADDRESS 8	л. J.	ADDRESS BIT START
8.		к.	STROBE 16
9.	ampont 10	L.	STROBE 18
10.	STROBE 19	М.	STROBE 20
	STROBE 21	N.	STROBE 22
	STROBE 23	P.	STROBE 24
	STROBE 25	R.	STROBE 26
	STROBE 27	s.	STROBE 28
	STROBE 30	т.	CONDITION 0
	STROBE 31 CONDITION 27	Ū.	CONDITION 10
17. 18.	CONDITION 27	v.	CONDITION 1
	DATA BIT 13	W.	
	DATA BIT 11	х.	DATA BIT 10
	P.C. CLOCK	Υ.	DATA BIT 8
22.	DATA BIT 7	z.	DATA BIT 6
23.	DATA BIT 5	a.	DATA BIT 4
24.	DATA BIT 3	b.	DATA BIT 2
25.	DATA BIT 1	c.	LINE ADDRESS 1
26.	LINE ADDRESS 2	đ.	LINE ADDRESS 3
	LINE ADDRESS 4	e.	LINE ADDRESS 5
	LINE ADDRESS 6	f.	LINE ADDRESS 7
29.	LINE ADDRESS 8	h.	
30.	-H DRIVE	j.	SHOT OUTPUT
31.	H. RESET	k.	H CLOCK
32.	-V DRIVE	1.	COMPOSITE BLANK
33.	DATA BIT 9	m.	H DRIVE
	+STROBE A	n.	
	+V DRIVE	p.	CONDITION OUT
36.	CONDITION 8	r.	CONDITION 7
37.		s.	CONDITION 9
38.	V CLOCK	t.	CONDITION 6
39.	VIDEO	u.	
40.	-12	v.	-12
41.		W.	CONDITION 25
42.	+5	х.	+5
43.	GROUND	у.	GROUND

EDGE CONNECTOR PIN INDEX CONT.

BOARD 3


1.	GROUND	Α.	GROUND
2.	+5	в.	+5
	BIT ADDRESS 2	c.	BIT ADDRESS 1
	+12	D.	+12
5.	BIT ADDRESS 4		BIT ADDRESS 3
6.	BIT ADDRESS 6		BIT ADDRESS 5
7.	BIT ADDRESS 8		BIT ADDRESS 7
8.		J.	ADDRESS BIT START
9.		ĸ.	
10.	H LOCATION	L.	
11.	V LOCATION	Μ.	en. 1 Abbio A
12.	STROBE 23	N.	COIN SWITCH N.C.
	COIN SWITCH N.C.	Ρ.	
14.		R.	STROBE 26
15.	STROBE 30	s.	
16.			CONDITION 0
	HIT		CONDITION 0
	VOL. I		CONDITION 10
19.			CONDITION 1 CONDITION 9
	P.C. CLOCK	х.	
21.		Υ.	FIRE SWITCH
	DATA BIT 7		DATA BIT 6
	DATA BIT 5		
	DATA BIT 3	a. b.	
	DATA BIT 1		
	LINE ADDRESS 2	c.	
27	LINE ADDRESS 4	d.	
	LINE ADDRESS 6	٠.	
	LINE ADDRESS 8	f.	
	-H DRIVE	h.	
	VOL. II	j٠	
	-V DRIVE	k.	• • •
		1.	
	TRIAC CONTROL		+H DRIVE
	CH. 2 AUDIO (A)	n.	
	+V DRIVE	Ρ.	
36.	CONDITION OF	r.	
	CONDITION 30		CONDITION 9
38.	W.T.D.T.O.	t.	CONDITION 6
	VIDEO	u.	INTERFACE
	-12	v.	-12
41.	CH. 1 AUDIO (B)	w.	CONDITION 25
42.	+5	x.	+5
43.	GROUND	у.	GROUND


STROBES


0.	DISPLAY CONDITIONS AND SEGMENTS		LOAD CONDITION
1.	LOAD SCORE RAM ADDRESS	17.	
2.	ADVANCE RAM ADDRESS	18.	WRITE RB 1-8
-	LOAD SCORE UPDATE COUNTER		WRITE RB 9-16
4.	RESET SCORE UPDATE COUNTER	20.	CLR SCORE LATCH
5.	WRITE SCORE RAM	21.	ADV. RAM
6.	ADVANCE SCORE UPDATE COUNTER		CLOCK UPDATE F/F
7.	CARRY CLEAR	23.	LATCH IMAGE #
8.	TRANSFER CARRY	24.	LATCH RAM IN BITS 1-8
9.	ADVANCE UPDATE COUNTER	25.	LOAD RAM ADDRESS
10.	LOAD DOWN COUNTER	26.	CLR COLLISION ON TRACK
11.	DECREMENT DOWN COUNTER	27.	LOAD DISPLAY RAM
12.	LOAD P.C. IF $D \neq 0$	28.	TRIGGER TIMER/AUDIO/BLANK
13.	LOAD P.C. IF $D = 0$	29.	(NOT AVAIL,)
14.	WRITE REGISTER X	30.	GAME OVER
15.	JUMP TO REGISTER X	31.	NOT USABLE


GAME TREE CONDITIONS


٥.	COIN IN INITIALIZE	16.	P2	SCORE	IMAGE
1.	CLEAR HIGH SCORE	17.	P2	RESET	IMAGE
2.	RABBIT HIT	18.			
3.	TURKEY HIT	19.			
4.	DOG HIT	20.			
5.	(P2 HIT)	21.			
6.	UPDATE TIME	22.			
7.	AKB SCORE	23.			
8.	A>B SCORE	24.			
9.	POR INITIALIZE	25.	A=I	S SCORI	3
10.		26.			
	END OF TRAVEL A=B	27.			
12.		28.	RAI	M A>B I	DATA
	(P2 HIT)	29.	RAI	M ACB I	ATA
14.	(P2 HIT)	30.	P2	SCORE	
15.	RANDOM CONDITION	31.	P1	SCORE	











GAME TREE PARTS LIST


PART NUMBER	DESCRIPTION	QUANTITY
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35	EDGE DRESSER TRIGGER ASSEMBLY MAIN ASSEMBLY BRACKET WASHER ¼" (LOCK) #6-32 BUTTON HEAD SCREW VERTICAL GEAR 5K POT #6-32 BUTTON HEAD SCREW KEEPER (WASHER) HORIZONTAL POT BRACKET STAR WASHER HEX HEAD NUT #4-40 SET SCREW PINION GEAR 'C' RING PIVOT PIN INNER SHAFT #4-40 MACHINE HEAD SCREW HORIZONTAL GEAR 3/16" ROLL PIN 5K POT ¼"-20 NUT VERTICAL POT BRACKET PINION GEAR HEX HEAD NUT STAR WASHER KEEPER (WASHER) 3/8" EXPANSION PIN OUTER SHAFT ASSEMBLY COVER #6-32 BUTTON HEAD SCREW (BLK.) FLAT WASHER (BLK.) BARREL #7 X 1½" OVAL HEAD SCREW	QUANTITY 1 1 1 1 2 4 1 1 1 1 1 1 1 1 1 1 1 1 1
35 36 37 38 39	REAR SIGHT CAP RECEIVER PLUG RIFLESTOCK BUTT PLATE #20 X 2" HANGER BOLT	1 1 1 1 2
40 41 42 43 44 45 46	#8 X 1½" SLOTHEAD #8 X 3/4" PH. PHIL. SMS. BLK. TRIGGER GUARD MOTHERBOARD PC 1 PC 2 PC 3	2 2 1 1 1
47	LINE SELECT BOARD	1


PART NUMBER	DESCRIPTION	QUANTITY
48	CALIBRATION BOARD	
49	CABINET	
50	SPEAKER	1 1
50 51	SPEAKER COVER	2
52	BANNER	2
53	FRONT BEZEL	1
54	AMBER PLEX	1
55	FAN MOTOR	1
56	FAN MOIOK FAN BLADE	1
57	MONITOR BOARD	1
57 58	SCENERY BOARD	1
1		1 1
59 60	DECAL	1
60 61	FOOTSTEP COIN DOOR	1
62		1
	COIN DOOR LOCK	1
63	BACK PANEL LOCK	1
64	COUNTER	1 1
65	COIN BOX	1
66	INDICATOR LAMPS	2
67	LIGHT SOCKET	3
68	SOLENOID	1
69	2 WAY MIRROR	1
70	RIFLE SUPPORT CONE	1
71	TRANSFORMER BOARD	1
72	½" SHEET METAL SCREW	2
73	COIN ACCEPTOR	1
74	AC POWER CORD	1
75	VELCRO	1
76	l LAMP	1
77	2N3055 TRANSISTOR	1
78	RCA 40347 TRANSISTOR	1
79	2N 3643 TRANSISTOR	1
80	2N 3644 TRANSISTOR	1 1
81	195-K-1 TRANSFORMER	1
82	52118 PULSE TRANSFORMER	1
83	1N 764 DIODE	1
84	1N 914 DIODE	7
85	ln 4001 DIODE	1
86	43 PIN EDGE CONNECTOR	3
87	36 PIN MALE PLUG	1
88	36 PIN FEMALE PLUG	1
89	POWER HARNESS	1
90	SIGNAL HARNESS	1
91	12 SMALL PIN MALE PLUG	2
92	12 SMALL PIN FEMALE PLUG	2
93	9 PIN MALE PLUG	1
94	9 PIN FEMALE PLUG	1


PART NUMBER	DESCRIPTION	QUANTITY
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114	6 SMALL PIN MALE PLUG 6 SMALL PIN FEMALE PLUG 3 PIN MALE PLUG 3 PIN FEMALE PLUG 6 LARGE PIN MALE PLUG 6 LARGE PIN FEMALE PLUG 12 INLINE PLUG MALE 12 INLINE PLUG FEMALE 12 PIN MALE PLUG 12 PIN FEMALE PLUG 12 PIN FEMALE PLUG 13 PIN FEMALE PLUG 14 PLUG 15 PIN FEMALE PLUG 16 PUSE CLIP 17 SLIDE SWITCH 17 SPECIAL SLIDE SWITCH 18 FUSE 312003 18 FUSE 313125 19 PIN MOTOROLA PLUG MALE 19 9600 mF 25V	1 1 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 2
	I.C.'s	
115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137	74LS00 74LS04 74LS08 74LS10 74LS11 74LS30 74LS42 7454 74LS74 74LS83 74LS85 74LS85 74LS151 74LS155 74LS151 74LS158 74LS158 74LS164 74LS174 74LS189 74LS193 74LS200	15 12 9 3 3 2 2 1 16 2 6 9 6 3 1 3 5 12 3 8 4 1 3


PART NUMBER	DESCRIPTION	QUANTITY
	I.C.'s CONT.	
138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	74LS279 NE 555 74LS367 LM 339 74LS02 3340 MC 74161 7400 74LS32 LM566 LM380 74LS20 74LS48 74LS92 74LS107 74154 74LS173 74LS191 74LS192 74LS193 DM8098 DM8130 DM8553 222 100uF CRYSTAL 14.31818 470 CAP RESISTORS	1 8 3 1 1 5 4 1 2 1 1 1 1 2 1 1 1 1 1 1
165 166 167 168 169 170 171 172 173 174 175 176 177	LM340T-12 DIODE IN914 470 ohm 2 ohm 1 Meg 1K 680 220K 510K 120K 100 ohm 1.5K 68K	1 7 4 2 5 25 1 2 1 2 2 1 1 8


PART NUMBER	DESCRIPTION	QUANTITY
179 180 181 182 183 184 185 186 187	RESISTORS CONT. 3.3K 33K 47K 100K 4.7K 74150 74154 3262 ADC LM741CN LM320T-12	2 5 18 4 27 2 2 1 1
189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205	CAPACITORS 0.47uF 16V 2.2uF 50V 10uF 16V .22K 100V .1mf 50V 333mf 50V .001uF 50V 100pF 1KV .1 16V .01 22 TANTALUM 16V 1uF 50V 47uF 16V 4.7 16V TR3643 TR3644 560pF	5 3 6 4 2 2 4 4 5 95 4 10 4 2 7 11 1































BY

TELEX 346-415





TRI-STATE Hex Buffers

General Description

These devices provide six, two-input buffers in each package. Both the standard (7400 compatible) TTL technology, and the "true tenth-power" (74L compatible) low power versions are available for each of the four types. One of the two inputs to each buffer is used as a control line to gate the output into the high-impedance state, while the other input passes the data through the buffer. The 95 and 97 present the true data at the outputs, while the 96 and 98 are inverting. On the 95 and 96 versions, all six control lines for TRI-STATE enable are common in a single line. On the 97 and 98 versions, four buffers are enabled from a common line, and the other two buffers from a separate common line. In all cases, the outputs are placed in the TRI-STATE condition by applying a high logic level to


the control pins. With either the standard TTL or the low power versions of these circuits, it is possible to connect over 100 like devices to a common bus line and still have adequate drive capability.

Features


TYPE	TYPICAL POWER DISSIPATION	TYPICAL PROPAGATION DELAY		
95, 97	325 mW	12 ns		
L95, L97	20 mW	34 ns		
96, 98	295 mW	11 ns		
L96, L98	15 mW	31 ns		

 Pin equivalent to DM54365 (95), DM54366 (96), DM54367 (97), DM54368 (98)

Connection Diagrams



70L95/80L95(J), (N), (W)




V_{CC} G2 A6 Y6 A5 Y5 A4 Y4

16 15 14 13 12 11 19 9

1 2 3 4 5 6 7 8

G1 A1 Y1 A2 Y2 A3 Y3 GND

7096(J), (W); 8096(J), (N), (W);



Truth Tables (Each Driver)

95, L95

10	IPUTS	OUTPUT	
Ğ1 Ğ2 A			Y
Н			Hi-Z
×			Hi-Z
Ł	LLH		н
L L L		L	

96, L96

INPUTS			OUTPUT
G1 G2 A H X X X H X		Y	
		Hi-Z	
		Hi-Z	
L	L	н	L
LLL		н	

97, L97

INPUTS		OUTPUT	
Ğ A		Υ	
H	×	Hi-Z	
L ·	н	H	
٠.	L.	L	

98, L98

INPUTS		OUTPUT	
Ğ A		Y	
н х		Hi-Z	
Ļ	Н	L	
L	L	· н	



Magnitude Comparators

General Description

These devices offer comparisons to determine equality between two binary words. The DM7130/DM8130 compares two ten-bit words, and the DM7160/DM8160 compares two six-bit words. A strobe override is provided on both devices. When the strobe is taken to a high logic level, the output is forced to a high logic level. The devices also feature open collector outputs for expansion.

Features

Typical propagation delay

21 ns


Typical power dissipation

DM7130/8130 DM7160/8160


240 mW 205 mW

Open-collector outputs for expansion

Connection Diagrams




7130(J), (F); 8130(J), (N), (F),



7160(J), (W); 8160(J), (N), (W)

Truth Table

CONDITION	STROBE S	OUTPUT Y
$A = B, A \neq B$	Н	H
A≖B	L	н
A≠B	L	L



General Description

These four-bit registers contain D-type flip-flops with totem-pole TRI-STATE outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.

Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the truth table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels,

TRI-STATE 4-Bit D Type Registers

the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Features


- TRI-STATE outputs interface directly with system bus
- Gated output control lines for enabling or disabling the outputs
- Fully independent clock eliminates restrictions for operating in one of two modes:

Parallel load

Do nothing (hold)

For application as bus buffer registers

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL FREQUENCY	TYPICAL POWER DISSIPATION
7551/8551	18 ns	30 MHz	250 mW
75L51/85L51	59 ns	15 MHz	27.5 mW



7551(J), (W); 8551(J), (N), (W); 75L51/85L51(J), (N), (W)


Truth Table


l						
			DATA ENABLE		DATA	OUTPUT
	CLEAR	CLOCK	G1	G2	D	u
	Н	х	X	×	×	L
Ì	L	L	x	, X	X.	Q_0
l	L	†	н	X	×	o_{o}
١	L.	1	×	н	×	Q_0
1	L	1.	L	L	L	-L
1	· L	1	L	L	Н	н

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

- H = high level (steady state)
- L = low level (steady state)
- 1 = low-to-high level transition
- X = don't care (any input including transitions)
- Q₀ = the level of Q before the indicated steady state input conditions were established

Logic Diagram





TRI-STATE 8-Bit Latches

General Description


By utilizing TRI-STATE circuitry on the outputs, the inputs and outputs can be accessed on the same pins, and these circuits provide eight separate R-S latches in the popular 16-pin package. While in the high-impedance state, the inputs and outputs are disabled and no information can be entered. When both WRITE inputs are brought to a low logic level, the outputs are disabled and new information may be entered at the inputs. When a low logic level is applied to both READ inputs, and a

high logic level to both WRITE inputs, the inputs are rendered inactive and data may be read from the outputs.

Features

- TRI-STATE I/O pins
- 8 latches in popular 16-pin package
- Typical propagation delay—22 ns

Connection Diagram




7553(J), (W); 8553(J), (N), (W)


Truth Table

CLEAR	ENABLE	READ*	WRITE**	OPERATION	STATE OF BUS
н	L	L	Н	Enter L	L
н	L	L	L	Enter L	Hi-Z
L	X	. Н	н	Do Nothing	Hi-Z
L	H	Х	x	Do Nothing	Hi-Z
Ł	Ĺ	×	L	Write	H or L***
L	L	Ł	Н	Read	H or L***

- *Both Read Inputs
- **Both Write Inputs
- ***Depends on State of Latch

Logic Diagram





TRI-STATE 1024-Bit Field Programmable Read Only Memories

General Description

The DM7574/DM8574 is a field-programmable read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided; when either or both of the enable inputs are taken to a high state, all the outputs go to the high impedance state. A logical "1" has been built into each bit location. A logical "0" can be programmed into any bit by selecting the proper word, disabling the chip, and applying a programming pulse to the proper output.

An additional feature of the DM7574/DM8574 is that its outputs can be tested in the logical "0" state without permanently programming the memory. In order to

place all outputs in the logical "0" state, a 10V level is applied to the most significant address input, Pin 15. This feature will allow a much more complete test to be made before a part is shipped, thus minimizing customer problems.

Features


- Pin compatible with SN54187/SN74187
- Outputs can be fully tested before programming
- Typical power dissipation

400 mW

Propagation delay

60 ns

Connection Diagram



7574(J); 8574(J), (N)

Logic Diagram

